Synchrotron x-ray microdiffraction (lXRD) allows characterization of a crystalline material in small, localized volumes. Phase composition, crystal orientation and strain can all be probed in few-second time scales. Crystalline changes over a large areas can be also probed in a reasonable amount of time with submicron spatial resolution. However, despite all the listed capabilities, lXRD is mostly used to study pure materials but its application in actual device characterization is rather limited. This article will explore the recent developments of the lXRD technique illustrated with its advanced applications in microelectronic devices and solar photovoltaic systems. Application of lXRD in microelectronics will be illustrated by studying stress and microstructure evolution in Cu TSV (through silicon via) during and after annealing. The approach allowing study of the microstructural evolution in the solder joint of crystalline Si solar cells due to thermal cycling will be also demonstrated.
INTRODUCTION
Synchrotron x-ray microdiffraction (lXRD) is a superior tool to study a crystalline structure and its evolution in materials at the microscale. [1] [2] [3] It can characterize the microstructure and stress in conventional microelectronic devices. [4] [5] [6] For all these applications, the material of interest is located on the surface of the sample/device. However, in more complicated cases, when the material of interest is below the surface, lXRD becomes the only tool providing precise information about the crystalline structure without a need to damage it.
Currently, there are only a few applications of lXRD which utilize its capability to probe the detailed microstructural information in depth. It has been shown that lXRD can provide a detailed microstructure and stress data to study threedimensional (3D) integrated circuits 7, 8 and information about minimal changes of crystalline structure in solar photovoltaic (PV) systems. [9] [10] [11] However, in order to be able to make use of these strengths of lXRD , a detailed understanding of its peculiarities and limitations is required.
lXRD utilizes focused polychromatic (white) and monochromatic x-ray beam scattering over an area of sample with submicron resolution by utilizing a synchrotron source, XYZ stage, two-dimensional (2D) x-ray detector and x-ray spectrum detector as shown in Fig. 1 . The resulting data can be processed using the XMAS software package. 12 White x-ray beam scattering can be characterized using a 2D x-ray detector to obtain the Lauegram.
Then, we can analyze the Lauegram to index x-ray peaks corresponding to individual grains below the exposed area of a sample (see Fig. 2 ). For each grain, according to the peak positions, we can measure the grain rotation, average deviatoric stress/strain tensors and characterize the plastic deformations, including the density of geometrically necessary dislocations.
Monochromatic beam scattering provides DebyeScherer ring patterns. The patterns can be used to calculate the hydrostatic strain/stress in the individual grains by comparing the actual peak positions with theoretically calculated positions (see Fig. 3 ). Combined with the information from Lauegrams, it gives the complete strain/stress state information about the material.
The high energy of the synchrotron beam provides the capability to identify a signal even from submicronsized grains. Moreover, it can deeply penetrate into material without a need to take out surface layers. For example, the white beam containing a 5-24 keV x-ray energy range can be used to characterize grain size below 100 nm 13 and penetrate up to $1 mm into Si. For a monochromatic beam, where the noise level is lower, nanometric-sized grains can be also characterized. 13 State-of-art x-ray detectors provide a high acquisition rate and a single Lauegram can be obtained in less than 1 s using white beams. Reasonable monochromatic beam scattering pattern can be obtained in less than 10 s. Moreover, a fast acquisition rate in combination with the XYZ stage and a submicron beam enables a raster scan of the large areas of the samples with a submicron resolution. For example, 125 lm Â 200 lm area on Si can be scanned using a white beam with 1 lm resolution in less than 20 h. From the scan, we can obtain the deviatoric stress/strain tensors, dislocation density and grain orientation for each scanned point.
X-ray spectrum detectors provide element composition in each point of the scanned area. In lXRD , it is usually used to perform the precise positioning of xray beam before doing long-time scans. Moreover, it enables x-ray fluorescence (XRF) microscopy capability.
The information, provided using the described approaches, is limited by the number of grains in the exposed volume, their size, background signal level and the accuracy of the detector. Small grains may generate weak peaks below the background which cannot be identified. Also, too many grains may give overlapped peaks, which complicates the analysis. These limitations can be overcome by focusing the x-ray beam on a smaller area of the sample, which increase the energy density of the xray and decreases the number of crystals involved in scattering.
In this article, we show how to apply the lXRD technique to study stress states in 3D microelectronic chips and the solder joint microstructure evolution in a crystalline Si solar PV for next- Fig. 1 . Schematic of synchrotron x-ray microdiffraction setup. The polychromatic x-ray from the synchrotron source can be optionally monochromated. Then, it is focused to a narrow beam of selected size (down to a 0:7 lm Â 0:7 lm ellipsoid). The focused beam is scattered on the sample, mounted on the XYZ stage. The scattered signal is captured by a 2D charge-coupled device (CCD) x-ray detector and x-ray spectrum detector. Probing Phase Transformations and Microstructural Evolutions at the Small Scales: Synchrotron X-ray Microdiffraction for Advanced Applications in 3D IC (Integrated Circuits) and Solar PV (Photovoltaic) Devices generation energy systems. The significance of the data, obtained using the technique, is also discussed. In both cases, we used the capabilities of lXRD at Beamline 12.3.2, Advanced Light Source, Lawrence Berkeley Lab, CA, USA.
PROBING ADVANCED THROUGH-SILICON VIA (TSV) INTERCONNECTS ENABLING 3D IC (INTEGRATED CIRCUITS) DESIGNS
3D interconnects using though-silicon via (TSV) technology opens the road to produce multi-level microelectronic chips of higher performance. 14, 15 The key factor of TSV design is the control of mechanical stresses inside the Cu TSV and the surrounding Si. Stresses in Cu introduce reliability issues because they may lead to interconnect breakdown. Stresses in Si substrate surrounding the TSV affects the electron mobility and, hence, introduce the keep-away zone, where the logical elements cannot be placed. 16 Traditional stress characterization techniques cannot provide complete information about stress in a TSV. l-Raman spectroscopy can allow measurements of the hydrostatic stress on the surface of Si, 17, 18 but it cannot study stress distribution inside the Cu TSV. Conventional XRD can provide the average hydrostatic stress information in Cu and Si, but it does not have a sufficient spatial resolution and energy to measure stress distribution inside Cu. 18 Moreover, both techniques do not allow determination of deviatoric stress. Hence, lXRD is the only tool that can measure the total stress distribution in both Cu and Si.
The annealing conditions and TSV size are important parameters influencing stress in TSV. 19, 20 In this investigation, we have used two commercial TSV samples (by SEMATECH, USA and SK Hynix, Inc., Korea.). In both the samples, Cu TSVs were electroplated onto Si substrates at room temperature. The schematic of samples is shown on Fig. 4 . The first sample, provided by SEMATECH, had TSVs of 20 lm diameters, 90 lm pitch and 90 lm height. The second sample from Hynix, Inc. had TSVs of 5:5 lm diameter, 80 lm pitch and 50 lm height.
In order to study the stress distribution across Cu TSV, the x-ray beam should pass through the layer of Si and may be blocked if the layer is too thick. To allow the beam penetration into Cu, the samples were polished along the side as is shown on Fig. 5a . As a result, we have obtained TSVs at a different distances to the edge. Some TSVs were damaged by polishing or had a thick layer of Si in front (see Fig. 5b ). The remaining TSVs were good enough to get the x-ray scattering signal from Cu in an unaffected stress state. That samples were scanned using white beam and monochromatic beam of 10 keV energy as highlighted on Fig. 4a . A white beam of $1 lm diameter was used for a raster scan over the cross section of a TSV. The monochromatic beam of $2 lm Â 8 lm size was used, thus showing average stress in the middle of Cu TSV.
The first sample, containing TSVs of 20 lm diameters (see Ref. 8 for the details), was used to study the effect of annealing on the stress state inside Cu TSV and surrounding Si. The sample was annealed at 200
C for 1 h. The evolution of average hydrostatic stress in Cu during the annealing was studied in situ. The distribution of the deviatoric stress across the TSV has been also found during and after the annealing with 1 lm resolution using a 20 lm(width)Â70 lm(height) scan region. The deviatoric stress after annealing was measured at room temperature.
Before annealing, average hydrostatic stress was found to be 233.8 MPa. During annealing, it changed to compressive stress (À195:5 MPa) while deviatoric stress data (see Fig. 6b ) demonstrate low average deviatoric normal stress (5 MPa) and high shear stress (115.2 MPa). After annealing, average hydrostatic stress changes back to tensile stress (166.6 MPa). The average normal deviatoric stress after annealing is increased to 54.3 MPa and the average shear stress changes to À145 MPa. It should be noted that shear stress after annealing is much more heterogeneous in comparison with shear stress during annealing, as shown in Fig. 6b and c. The hydrostatic stress changes are summarized in Fig. 7 .
In general, average hydrostatic stress after annealing decreases to 166.6 MPa, but it still remains comparable with the stress level in conventional Cu interconnect lines (250 MPa) 21 and, thus, can lead to debonding, further cracking and voiding which are known for traditional Cu lines. Also, high and inhomogeneous shear stress in Cu after annealing may lead to plastic deformation and damage of TSV during its operation. Therefore, annealing does enhance stress state in Cu TSVs, but further stress reduction in Cu is still needed to improve the reliability of Cu TSV.
Further stress reduction in Cu requires understanding where the stress after annealing is originated from. Hence, we need to understand the sources of stress in Cu during the process of annealing. In this discussion, we will only focus on hydrostatic stress changes and will not discuss deviatoric stresses.
Before annealing, there is an average tensile hydrostatic stress present in Cu (r 1 ):
The first step of the annealing process is heating the sample. The heating process introduces additional compressive stress in Cu due to the coefficient (c) the deviatoric stress in Cu at room temperature after annealing for 1 h. 8 All the the average stress shown are calculated for all the stresses from each pixel. The pixel sizes for all the stress maps are 1 lm Â 1 lm. One of the possible sources of stress change is grain growth during annealing. 21 The grain growth in the tested Cu TSV sample is clear from FIB of the crosssections of Cu TSV before and after the annealing as shown on Fig. 8 . But the grain growth is only causing the grain boundary elimination which reduce Cu volume and make stress more tensile. This does not explain the large hydrostatic stress change.
Another possible reason for hydrostatic stress change in Cu is its plastic deformation. The plastic deformation during annealing is possible in the TSV sample since there is a high shear stress observed during the annealing (Fig. 6b) . Since Cu TSV is not surrounded by Si from the top, we speculate that average stress in the Z direction (as in Fig. 6a ) can be reduced to zero during annealing when the annealing temperature and time are sufficient. Moreover, it should happen much faster than plastic stress release in X and Y directions.
In summary, average stress in Cu (r 2 ) can be changed due to annealing by thermal stress (Dr T
. X and Y components of plastically driven stress release should be positive since the overall stress is compressive. The Z component should be negative since overall stress change due to annealing is more than thermal stress and there is no other negative stress change in Cu. Therefore, the CTE mismatch and plastic deformation shift the stress towards compressive stress, but crystal growth make it more tensile as illustrated in Fig. 7 . Finally, the hydrostatic stress during annealing can be calculated as the following Fig. 7 . Schematic of average hydrostatic stress change in the middle of Cu TSV due to annealing for different TSV diameters. The sources of stress changes are illustrated: heating/cooling stress due to thermal expansion (thermal stress), stress due to crystal growth in Cu surrounded by Si, stress change due to plastic deformation (plastic stress) and stress change due to crack and void formation (cracking stress). Red circles and the yellow rectangle represent the measured values of hydrostatic stress in Cu.
After annealing, thermal stress should be released and change the total hydrostatic stress value back to tensile stress. Additionally, cooling the TSV after annealing causes crack and void formation as shown on Fig. 8 , which leads to an additional stress release. The crack and void formation cannot happen during annealing, since the hydrostatic stress is positive and there is not much inhomogeneity in stress according to the deviatoric stress map (Fig. 6b) . The stress change due to cracking releases the tensile stress and should be negative (Dr c < 0). Hence, the final average hydrostatic stress in Cu (r 3 ) changes from its state during annealing as illustrated in Fig. 7 . In combination with Eq. 5, it gives
The observed stress reduction after annealing in comparison with initial stress is mostly caused by the plastic stress relaxation at the top of Cu TSV where its deformation is not constrained by surrounding Si and cracking which may be caused by inhomogeneous stress in Cu after annealing. Using Eqs. 1 and 6, the stress reduction after annealing is Hence, reduction of the average hydrostatic stress after the annealing is possible if the initial hydrostatic stress Z direction is positive (tensile). The factors which limit stress reduction are excessive plastic stress release (when it is happening after full stress release in the Z direction, and grain growth during the annealing). Grain growth during the annealing can be limited by a change in the diameter of the TSV. If the TSV diameter is small enough, the grains cannot grow beyond its diameter. Hence, reduction of the TSV diameter may lead to decreased average hydrostatic stress in Cu TSV after annealing.
The final average hydrostatic stress in Cu is also affected by its initial stress state, plastic deformation, grain growth and cracking stress (see Eq. 6) which may be influenced by diameter change. So, it is clear that the diameter of Cu TSV is an important factor influencing the stress state.
The sample, containing TSV of 5:5 lm diameter, was studied to investigate the effect of diameter reduction on the stress state in Cu. 22 Here, the white beam scan was performed over a 5:5 lm(width)Â37 lm(height) scan region. The sample has a similar pitch with the first sample studied. As for the height of TSV, we assume that it does not have a significant effect on Cu stress when it is not comparable with TSV diameter. The annealing was The average Cu grain size in 5:5 lm TSV decreased in comparison with 20 lm TSV (see Figs. 6a and 9a) . The average hydrostatic stress in 5:5 lm diameter TSV is 88.6 MPa, which is $2 times lower than for 20 lm diameter TSV. The deviatoric stress distribution in Cu is illustrated in Fig. 9b . The average normal component of the deviatoric stress (54.7 MPa) is almost the same as the corresponding stress in the 20 lm sample (54.3 MPa), while the average shear stress magnitude (108.1 MPa) is less than in the 20 lm sample (145 MPa). Also, deviatoric stress demonstrates much more homogeneity than for the 20 lm sample, which may be associated with higher thermal stress caused by higher annealing temperature (350 C > 200 C). In summary, we have demonstrated that the annealing can help to reduce stress in Cu TSV. The change of TSV diameter also influences Cu stress significantly. However, the influence of annealing temperature, time and TSV diameter on stress reduction in Cu TSV need to be studied in a more detailed manner.
Though stress in Cu is an important factor influencing the mechanical stability of Cu during the operation, it may also affect the stress state in the surrounding Si. In order to reveal this influence, the investigation of the deviatoric stresses in Si surrounding the TSV was done from the top of 20 lm diameter TSV using 1 lm scan step as shown in Fig. 4b . The measurement was done in the postannealed state with the TSV cap having only Cu TSV with surrounding Si (part of the Cu and solder materials were polished off from the top of the sample). The result is consistent with the analytical solution known as the Lamé model as shown in Fig. 10 . 23, 24 It indicates that stress in Si is controlled by thermal expansion mismatch between Cu and Si, the hydrostatic stress state in Cu (i.e. the ''inner pressure'' in the ''tube'' in the Lamé model), annealing temperature and Cu TSV diameter.
Here, we summarize the stress state of Cu TSVs and surrounding Si substrate and, more importantly, how it evolves during an in situ annealing experiment. It was found that the stress state in Cu TSV is controlled by annealing conditions, and the diameter of TSV and Cu microstructure evolution during the annealing. Furthermore, this technique (through the 'cut/polish at an angle' methodology such as shown in Fig. 5 ) provided unique insights in terms of studying the stress state in the Cu TSV while the Cu via is still buried under the silicon substrate, thus revealing insights as close as possible to the real operational conditions of the TSV device and also one that is otherwise not possible (or very difficult to obtain) with other microstructural techniques. As the microelectronics devices in general get smaller and smaller (TSV diameters are nowadays in the range of 2 lm to 5 lm), this synchrotron technique has become an even more important and perhaps the only practical characterization technique with the resolution needed and the unique in situ insights to enable the nextgeneration 3D integrated circuits design.
PROBING MICROSTRUCTURAL EVOLUTION OF THE SOLDER JOINT OF A CRYSTALLINE SILICON SOLAR CELL STRING AFTER THERMAL CYCLING
Solder joint cracking is one of the major failure mechanisms in microelectronic packages and crystalline silicon photovoltaic modules. [25] [26] [27] Though thermomechanical loading is the major cause of the solder cracks, it was also noticed that formation of non-eutectic intermetallic compounds in the solder may trigger premature cracking even at low loads. 28 In this scenario, study of the microstructure of the solder joint before and after thermal cycling would become an essential step to understand the effect of thermal cycling on the microstructural evolution of the solder joint. [28] [29] [30] [31] In general, microstructure studies can be done using imaging methods such as scanning electron microscopy (SEM), energy- 22 dispersive x-ray spectroscopy (EDX) and electron backscatter diffraction (EBSD). Although these methods successfully show the presence of different intermetallic compounds on the surface, they cannot exactly identify the compounds in the sample volume and a lot of speculation goes into the final conclusion. On the other hand, a conventional laboratory x-ray diffraction (XRD) machine may not be able to show these compounds as they may be preset in traces, which is beyond the capability of the low-intensity laboratory x-ray beam.
As explained in the preceding sections, lXRD is equipped with a high-energy beam having < 1 lm size and a 2D detector. 12 With this specialized capability, the setup can detect even trace amounts of compounds effectively and it is possible to identify the particular intermetallic compound present in the solder joint.
Microstructure analysis of a typical solder joint of a crystalline silicon solar cell using lXRD was presented here 9 as an example to demonstrate the capability of this powerful technique and its applicability to the area of microstructure evaluation. The analyzed solder joint specimen was made of typical back-contact crystalline silicon solar cells, manufactured by SunPower Corporation, CA, USA and the bus bar was made of tin-coated copper ribbon (Fig. 11) . The cells and the busbars were joined by solder joints made of typical Sn-Ag solders (melting point at 217
C-220 C), as shown in Fig. 11 . The solder joint assembly was carefully cast in an epoxy mould and a section was diced as shown in Fig. 11b (section A-A on Fig. 11a ) and polished to enable lXRD of the joint cross section. The solder joint was a few square mm and the thickness ws of the order of tens of microns. The typical grain size of the solder joint material was around 0:5 lm to 15 lm.
9
The solder joint sample was thermally cycled from À40
C to 150 C for 2000 cycles and the lXRD experiment was conducted before and after cycling. Figure 12 shows the optically zoomed portion of the solder joint and corresponding x-ray microfluorescence (XRF) scans for Cu and Sn elements. The XRF scan of the joint area shown was conducted with 1 lm step prior to thermal cycling. It can be noticed from the XRF scans that there is no presence of Cu in the solder zone, which indicates absence of the intermetallic compounds in the fresh sample. Figure 13 shows the powder diffraction pattern obtained from the sectioned solder joint sample. The zoomed in plot in Fig. 13 clearly show the indexed Debye-Scherer ring patterns, indicating the presence of intermetallic compound Cu 6 Sn 5 , after thermal cycling due to activated inter-diffusion of Cu and Sn. This intermetallic compound is stiffer and more brittle than the bulk solder and it could make the solder joint brittle and eventually lead to cracking even at lower loads than expected. 30, 31 To verify this observation further, SEM was conducted on an identically thermally cycled solder joint sample of same design and the results are presented in Fig. 14 . Cracking of the solder joint can be clearly seen from Figure 14a and it appears to be at the interface. But, when we observed further zoomed in images (Figs. 14b and  c) , it can be noticed that the cracking is happening in the bulk of the solder, which is at least 10 lm away from the interface. EDX was performed near the cracked region to check the element composition (Fig. 14d) , which clearly indicate Cu and Sn intermetallic compounds Cu 3 Sn and Cu 6 Sn 5 . This adds confidence to our investigation, which was rather robust, simple and straightforward, to identify the intermetallic compounds present in trace amounts in the solder joints. Furthermore, lXRD can also be used to evaluate the residual stress in the crystalline silicon solar cells even after encapsulation. It can be done using the crystal orientation map over the Si surface. Since a solar cell contains only one crystal of Si, the orientation map can be converted into bending of Si and, hence, stresses can be calculated. Detailed explanation on this account can be obtained from references. 9À11,32 Simple ex situ microstructural evaluation of a solar PV solder joint to identify intermetallic compounds was demonstrated. The powder diffraction patterns indicate formation of a brittle intermetallic phase in the solder joint upon thermal cycling due to activated interdiffusion of Cu and Sn. The presented technique can be further extended to perform more interesting in situ investigations to demonstrate the evolution of the intermetallic phase during the thermal cycling of the joint, and associated stress evolution can be quantified to optimize the solder joint materials/processes and designs.
CONCLUSIONS
We have summarized how a lXRD technique in the Beamline 12.3.2 at the ALS, Berkeley Lab has been utilized in two advanced, technologically important areas-TSV interconnect-based devices and solar PV systems.
For the case of TSV interconnect-based devices, lXRD allows measurement of stress distribution inside Cu (not only on its surface) without a need to remove the surrounding Si. The measured stress in Cu TSV before, during and after its annealing revealed the possible physical factors influencing post-annealed stress in Cu. We have shown that hydrostatic stress in Cu after annealing changes due to plasticity-driven stress release during annealing, crystal growth and crack and void formation after annealing. The final hydrostatic stress reduction is possible when initial stress along the Cu TSV is tensile and can be released during the annealing by plastic deformation. Excessive increase of the annealing time leads to a final stress increase since stress along TSV is released but there is a crystal growth and further plastic deformation, which make the stress more tensile. Also, increase of the annealing temperature makes stress less homogeneous which may lead to crack and void formation.
For the case of solar PV systems, phase identification can be done using lXRD even if the phase is present in the trace amounts. We have shown by thermal cycling that a brittle intermetallic phase can be formed in the solar cell interconnects. The brittle phase creates a path of easy crack formation along this brittle phase (not on the solder interface), which may be an origin of interconnect cracking in solar PV modules.
It has been evident through the direct comparison/survey between these studies that the technique can provide unique insights into design of higher performance and more reliable next-generation devices/systems. lXRD allows to tracking of the changes in crystalline structure in the components of micro-and nanoscale devices in situ and in operando.
